AMENDMENTS TO THE CLAIMS

Claim 1 (currently amended): A frequency divider dividing an original clock into a target clock with a frequency factor M being a positive odd number, the frequency divider comprising:

a front set circuit comprising:

10

15

20

- a first clock generator with a clock input end connected to a trigger clock having a frequency the same as that of the original clock and a trigger phase; and
- a first logic gate with a first input end connected to an output end of the first clock generator, and a second input end connected to a signal input end of the first clock generator;
- a middle set circuit comprising:
 - a second clock generator with a clock input end connected to the trigger clock; and
- (M-13)/2 serially connected first sets of clock generators with a clock input end of each first set of clock generators connected to the trigger clock, a signal input end of the immediately previous clock generator within the (M-13)/2 first sets of clock generators connected to an output end of the first logic gate in the front set circuit, and an output end of the last clock generator within the (M-13)/2 first sets of clock generators connected to a signal input end of the second clock generator in the middle set circuit; and
- a rear set circuit comprising:
- a third clock generator with a clock input end connected to the trigger clock, and a signal input end connected to an output end of the second clock generator in the

middle set circuit; and

5

- a second logic gate with a first input end connected to an output end of the third clock generator in the rear set circuit, a second input end connected to the output end of the second clock generator in the middle set circuit, and an output end for outputting the target clock.
- 10 1, wherein the first clock generator in the front set circuit, the second clock generator in the middle set circuit, and the (M-\frac{1}{3})/2 first sets of clock generators are rising-edge-triggered clock generators, and the third clock generator in the rear set of circuit is a falling-edge-triggered clock generator.
 - Claim 3 (currently amended): The frequency divider of claim 1, wherein the first clock generator in the front set circuit, the second clock generator in the middle set circuit, and the (M-13)/2 first sets of clock generators are falling-edge-triggered clock generators, and the third clock generator in the rear set of circuit is a rising-edge-triggered clock generator.
- Claim 4 (original): The frequency divider of claim 1, wherein the trigger phase is 0 degrees, which means the trigger clock is the same as the original clock.
- Claim 5 (currently amended): The frequency divider of claim

 4, wherein the first clock generator in the front set circuit, the second clock generator in the middle set circuit, and the third clock generator in the rear set of

circuit are initially-set-low clock generators, and the $(M-\frac{1}{3})/2$ first sets of clock generators are initially-set-high clock generators.

5 Claim 6 (original): The frequency divider of claim 1, wherein the first logic gate is a NOR gate, and the second logic gate is an OR gate.

Claim 7 (original): A non-integer frequency divider for dividing an original clock to form a target clock such that the frequency of the original clock is the frequency of the target clock divided n.5 times, the non-integer frequency divider comprising:

15

- a phase shifter for generating a first clock and a second clock according to the original clock;
- a first dividing circuit receiving the first clock and generating a first target clock in cooperation with a first front set circuit, a first middle set circuit and a first rear set circuit connected serially in sequence inside, wherein the first front set circuit comprises a first clock generator and a first logic gate, the first middle set circuit comprises a second clock generator, k_1 serially connected first sets of clock generators in which $k_1 \ge 0$, and $n k_1 1$ serially connected second sets of clock generators in which $k_1 \ge 0$, and in which k_1 is determined according to n and a trigger phase of the first clock, and the first rear set circuit comprises a third clock generator and a second logic gate;
 - a second dividing circuit receiving the second clock and generating a second target clock in cooperation with a second front set circuit, a second middle set circuit and a second rear set circuit connected serially in

sequence inside, wherein the second front set circuit comprises a fourth clock generator and a third logic gate, the second middle set circuit comprises a fifth clock generator, k_2 serially connected third sets of clock generators in which $k_2 \ge 0$, and $n-k_2-1$ serially connected fourth sets of clock generators in which $n-k_2-1 \ge 0$ and in which k_2 is determined according to n and a trigger phase of the second clock, and the second rear set circuit comprises a sixth clock generator and a fourth logic gate;

10 and

5

- a synthesizing circuit outputting the target clock according to the first target clock and the second target clock.
- Claim 8 (original): The non-integer frequency divider of claim 7, wherein the first clock generator, the second clock generator, the k₁ serially connected first sets of clock generators, and the n-k₁-1 serially connected second sets of clock generators are rising-edge-triggered clock generators, and the third clock generator is a falling-edge-triggered clock generator.
- Claim 9 (original): The non-integer frequency divider of claim 7, wherein the first clock generator, the second clock generator, the k_1 serially connected first sets of clock generators, and the $n-k_1-1$ serially connected second sets of clock generators are falling-edge-triggered clock generators, and the third clock generator is a rising-edge-triggered clock generator.

30

Claim 10 (original): The non-integer frequency divider of claim 7, wherein the fourth clock generator, the fifth

clock generator, the k_2 serially connected third sets of clock generators, and the $n-k_2-1$ serially connected fourth sets of clock generators are rising-edge-triggered clock generators, and the sixth clock generator is a falling-edge-triggered clock generator.

Claim 11 (original): The non-integer frequency divider of claim 7, wherein the fourth clock generator, the fifth clock generator, the k_2 serially connected third sets of clock generators, and the $n-k_2-1$ serially connected fourth sets of clock generators are falling-edge-triggered clock generators, and the sixth clock generator is a rising-edge-triggered clock generator.

5

10

15 Claim 12 (original): The non-integer frequency divider of claim 7, wherein a clock input end of the second clock generator in the first middle set circuit is connected to the first clock, a clock input end of each of the k₁ serially connected first sets of clock generators is connected to 20 the first clock, an output end of the last clock generator in the k₁ first sets of clock generators is connected to a signal input end of the second clock generator, a clock input end of each of the $n-k_1-1$ serially connected second sets of clock generators is connected to the first clock, 25 a signal input end of the immediately previous one of the second sets of clock generators is connected to an output end of the first logic gate, and an output end of the last one of the second sets of clock generators is connected to a signal input end of the most previous one of the k_1 30 first sets of clock generators.

Claim 13 (original): The non-integer frequency divider of

claim 12, wherein the second clock generator and the k_1 serially connected first sets of clock generators are initially-set-low clock generators, and the $n-k_1-1$ serially connected second sets of clock generators are initially-set-high clock generators.

Claim 14 (original): The non-integer frequency divider of claim 7, wherein a clock input end of the fifth clock generator in the second middle set circuit is connected 10 to the second clock, a clock input end of each of the k2 serially connected third sets of clock generators is connected to the second clock, an output end of the last clock generator in the k2 third sets of clock generators is connected to a signal input end of the fifth clock 15 generator, a clock input end of each of the n-k2-1 serially connected fourth sets of clock generators is connected to the second clock, a signal input end of the most previous one of the fourth sets of clock generators is connected to an output end of the third logic gate, and an output 20 end of the last one of the fourth sets of clock generators is connected to a signal input end of the immediately previous one of the k2 third sets of clock generators.

Claim 15 (original): The non-integer frequency divider of claim 14, wherein the fifth clock generator and the k_2 serially connected third sets of clock generators are initially-set-low clock generators, and the $n-k_2-1$ serially connected fourth sets of clock generators are initially-set-high clock generators.

30

5

Claim 16 (original): The non-integer frequency divider of claim 7, wherein the synthesizing circuit comprises an XOR

gate.

Claim 17 (original): The non-integer frequency divider of claim 7, wherein a clock input end of the first clock generator in the first front set circuit is connected to the first clock, the first logic gate is a NOR gate with a first input end connected to an output end of the first clock generator and a second input end connected to a signal input end of the first clock generator, a clock input end of the third clock generator in the first rear set circuit is connected to the first clock, a signal input end of the third clock generator in the first rear set circuit is connected to an output end of the second clock generator in the first middle set circuit, the second logic gate is an OR gate with a first input end connected to an output end of the third clock generator and a second input end connected to an output end of the second clock generator in the first middle set circuit, and the output end generates the first target clock.

20

25

30

5

10

15

Claim 18 (original): The non-integer frequency divider of claim 7, wherein a clock input end of the fourth clock generator in the second front set circuit is connected to the second clock, the third logic gate is a NOR gate with a first input end connected to an output end of the fourth clock generator and a second input end connected to a signal input end of the fourth clock generator, a clock input end of the sixth clock generator in the second rear set circuit is connected to the second clock, a signal input end of the sixth clock generator in the second rear set circuit is connected to an output end of the fifth clock generator in the second middle set circuit, the fourth logic gate

is an OR gate with a first input end connected to an output end of the sixth clock generator and a second input end connected to an output end of the fifth clock generator in the second middle set circuit, and the output end generates the first target clock.

Claim 19 (original): A method for designing a frequency divider to divide an original clock to form a target clock with a dividing factor being a positive odd number comprising: selecting a trigger phase corresponding to the original clock according to the dividing factor;

5

10

15

20

25

30

if a positive dividing circuit is selected, determining the initial status of a plurality of clock generators of the positive dividing circuit, in order to generate the target clock by the trigger phase and a waveform with the same frequency as the original clock according to the dividing factor; and

if a negative dividing circuit is selected, modifying the trigger phase into a modified trigger phase, and determining the initial status of a plurality of clock generators of the negative dividing circuit, in order to generate the target clock by the modified trigger phase and a waveform with the same frequency as the original clock according to the dividing factor and the modified trigger phase.

Claim 20 (original): The method of claim 19, wherein the trigger phase and the modified trigger phase are between 0 to 360 degrees.

Claim 21 (original): A method for designing a non-integer frequency divider to divide an original clock to form a

target clock such that the original clock is the target clock divided by n.5, the method comprising:

determining a dividing factor to be n.5*2;

5

10

- generating a first trigger phase and a second trigger phase corresponding to the original clock according to the dividing factor;
- selecting a positive dividing circuit or a negative dividing circuit by the first trigger phase and the dividing factor, and determining the initial status of a plurality of clock generators of the positive dividing circuit or the negative dividing circuit in order to generate a first target clock;
- selecting a positive dividing circuit or a negative dividing circuit by the second trigger phase and the dividing factor, and determining the initial status of a plurality of clock generators of the positive dividing circuit or the negative dividing circuit in order to generate a second target clock; and
- generating the target clock according to the first target clock.

 clock and the second target clock.